Mostrar o rexistro simple do ítem

dc.contributor.authorGonzález-Domínguez, Jorge
dc.contributor.authorRamos Garea, Sabela
dc.contributor.authorTouriño, Juan
dc.contributor.authorSchmidt, Bertil
dc.date.accessioned2019-02-14T15:07:18Z
dc.date.available2019-02-14T15:07:18Z
dc.date.issued2016-08
dc.identifier.citationJ. González-Domínguez, S. Ramos, J. Touriño and B. Schmidt, "Parallel Pairwise Epistasis Detection on Heterogeneous Computing Architectures," in IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 8, pp. 2329-2340, 1 Aug. 2016. doi: 10.1109/TPDS.2015.2460247es_ES
dc.identifier.issn1045-9219
dc.identifier.issn1558-2183
dc.identifier.urihttp://hdl.handle.net/2183/21755
dc.descriptionThis is a post-peer-review, pre-copyedit version of an article published in IEEE Transactions on Parallel and Distributed Systems. The final authenticated version is available online at: http://dx.doi.org/10.1109/TPDS.2015.2460247.es_ES
dc.description.abstract[Abstract] Development of new methods to detect pairwise epistasis, such as SNP-SNP interactions, in Genome-Wide Association Studies is an important task in bioinformatics as they can help to explain genetic influences on diseases. As these studies are time consuming operations, some tools exploit the characteristics of different hardware accelerators (such as GPUs and Xeon Phi coprocessors) to reduce the runtime. Nevertheless, all these approaches are not able to efficiently exploit the whole computational capacity of modern clusters that contain both GPUs and Xeon Phi coprocessors. In this paper we investigate approaches to map pairwise epistasic detection on heterogeneous clusters using both types of accelerators. The runtimes to analyze the well-known WTCCC dataset consisting of about 500 K SNPs and 5 K samples on one and two NVIDIA K20m are reduced by 27 percent thanks to the use of a hybrid approach with one additional single Xeon Phi coprocessor.es_ES
dc.description.sponsorshipWellcome Trust; 076113es_ES
dc.description.sponsorshipWellcome Trust; 085475es_ES
dc.description.sponsorshipMinisterio de Ecnomía y Competitividad; TIN2013-42148-Pes_ES
dc.language.isoenges_ES
dc.publisherInstitute of Electrical and Electronics Engineerses_ES
dc.relation.urihttp://dx.doi.org/10.1109/TPDS.2015.2460247.es_ES
dc.subjectCoprocessorses_ES
dc.subjectGraphics processing unitses_ES
dc.subjectComputational modelinges_ES
dc.subjectComputer architecturees_ES
dc.subjectData modelses_ES
dc.subjectGeneticses_ES
dc.subjectAccelerationes_ES
dc.titleParallel Pairwise Epistasis Detection on Heterogeneous Computing Architectureses_ES
dc.typeinfo:eu-repo/semantics/articlees_ES
dc.rights.accessinfo:eu-repo/semantics/openAccesses_ES
UDC.journalTitleIEEE Transactions on Parallel and Distributed Systemses_ES
UDC.volume27es_ES
UDC.issue8es_ES
UDC.startPage2329es_ES
UDC.endPage2340es_ES
dc.identifier.doi10.1109/TPDS.2015.2460247


Ficheiros no ítem

Thumbnail

Este ítem aparece na(s) seguinte(s) colección(s)

Mostrar o rexistro simple do ítem