Automatic mapping of parallel applications on multicore architectures using the Servet benchmark suite

UDC.coleccionInvestigaciónes_ES
UDC.departamentoEnxeñaría de Computadoreses_ES
UDC.endPage269es_ES
UDC.grupoInvGrupo de Arquitectura de Computadores (GAC)es_ES
UDC.issue2es_ES
UDC.journalTitleComputers & Electrical Engineeringes_ES
UDC.startPage258es_ES
UDC.volume38es_ES
dc.contributor.authorGonzález-Domínguez, Jorge
dc.contributor.authorTaboada, Guillermo L.
dc.contributor.authorFraguela, Basilio B.
dc.contributor.authorMartín, María J.
dc.contributor.authorTouriño, Juan
dc.date.accessioned2019-02-07T18:09:30Z
dc.date.available2019-02-07T18:09:30Z
dc.date.issued2012-03
dc.descriptionThis is a post-peer-review, pre-copyedit version of an article published in Computers & Electrical Engineering. The final authenticated version is available online at: https://doi.org/10.1016/j.compeleceng.2011.12.007es_ES
dc.description.abstract[Abstract] Servet is a suite of benchmarks focused on detecting a set of parameters with high influence on the overall performance of multicore systems. These parameters can be used for autotuning codes to increase their performance on multicore clusters. Although Servet has been proved to detect accurately cache hierarchies, bandwidths and bottlenecks in memory accesses, as well as the communication overhead among cores, up to now the impact of the use of this information on application performance optimization has not been assessed. This paper presents a novel algorithm that automatically uses Servet for mapping parallel applications on multicore systems and analyzes its impact on three testbeds using three different parallel programming models: message-passing, shared memory and partitioned global address space (PGAS). Our results show that a suitable mapping policy based on the data provided by this tool can significantly improve the performance of parallel applications without source code modification.es_ES
dc.description.sponsorshipMinisterio de Ciencia e Innovación; TIN2010-16735es_ES
dc.description.sponsorshipMinisterio de Educación; FPU; AP2008-01578es_ES
dc.description.sponsorshipXunta de Galicia; INCITE08PXIB105161PRes_ES
dc.identifier.citationGONZÁLEZ-DOMÍNGUEZ, Jorge, et al. Automatic mapping of parallel applications on multicore architectures using the servet benchmark suite. Computers & Electrical Engineering, 2012, vol. 38, no 2, p. 258-269.es_ES
dc.identifier.doi10.1016/j.compeleceng.2011.12.007
dc.identifier.issn0045-7906
dc.identifier.issn1879-0755
dc.identifier.urihttp://hdl.handle.net/2183/21693
dc.language.isoenges_ES
dc.publisherPergamon Presses_ES
dc.relation.urihttps://doi.org/10.1016/j.compeleceng.2011.12.007es_ES
dc.rightsAtribución-NoComercial-SinDerivadas 3.0 Españaes_ES
dc.rights.accessRightsopen accesses_ES
dc.rights.urihttp://creativecommons.org/licenses/by-nc-nd/3.0/es/*
dc.subjectMulticore systemses_ES
dc.subjectMulticore clusterses_ES
dc.subjectAlgorithmses_ES
dc.subjectParallel applicationses_ES
dc.subjectParallel programminges_ES
dc.titleAutomatic mapping of parallel applications on multicore architectures using the Servet benchmark suitees_ES
dc.typejournal articlees_ES
dspace.entity.typePublication
relation.isAuthorOfPublication84d13059-7f4b-4cb5-ac65-0e07a77271f0
relation.isAuthorOfPublication7f5bae1c-08f6-4204-b22a-fbe20407a6e4
relation.isAuthorOfPublication049797cb-6695-43ea-8f32-efc754fbfda6
relation.isAuthorOfPublication86e306a5-99a1-4c43-8faa-720f0a9f0a34
relation.isAuthorOfPublication.latestForDiscovery84d13059-7f4b-4cb5-ac65-0e07a77271f0

Files

Original bundle

Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
J._González-Domínguez_2012_Automatic_Mapping_of_Parallel_Applications_on_Multicore.pdf
Size:
366.22 KB
Format:
Adobe Portable Document Format
Description: