Design and implementation of an OFDMA-TDD physical layer for WiMAX applications
Use este enlace para citar
http://hdl.handle.net/2183/35250
A non ser que se indique outra cousa, a licenza do ítem descríbese como Atribución 2.0 Internacional
Coleccións
- GI-GTEC - Artigos [193]
Metadatos
Mostrar o rexistro completo do ítemTítulo
Design and implementation of an OFDMA-TDD physical layer for WiMAX applicationsAutor(es)
Data
2013Cita bibliográfica
Carro-Lagoa, Á., Suárez-Casal, P., García-Naya, J.A. et al. Design and implementation of an OFDMA-TDD physical layer for WiMAX applications. J Wireless Com Network 2013, 243 (2013). https://doi.org/10.1186/1687-1499-2013-243
Resumo
[Abstract]: This work describes the design, implementation, and performance evaluation of an orthogonal frequency division multiple access (OFDMA) time-division duplexing (TDD) physical layer (PHY) compliant with the worldwide interoperability for microwave access (WiMAX) standard using a costeffective software-defined radio (SDR) platform containing field programmable gate array (FPGA) and digital signal processor (DSP) modules. We show that the proposed SDR architecture is capable of supporting the wide variety of configuration options described in the WiMAX standard while fulfilling the stringent requirements of WiMAX OFDMA TDD PHYs. The architecture allows for the implementation of all TDD functionalities in the downlink and the uplink at both the base station and the mobile station. The proposed design is shown to efficiently use the available FPGA and DSP resources. We also carried out specific experiments that take into account the frame and the downlink map messages detection over ITU-R wireless channel models to illustrate the performance of the proposed design. Finally, we discuss the utilization of the proposed hardware architecture to implement the wirelessMAN-advanced air interface.
Palabras chave
Orthogonal Frequency Division Multiplex
Medium Access Control
Field Programmable Gate Array
Forward Error Correction
Digital Signal Processor
Medium Access Control
Field Programmable Gate Array
Forward Error Correction
Digital Signal Processor
Versión do editor
Dereitos
Atribución 2.0 Internacional
ISSN
1687-1499
1687-1472
1687-1472