Automatic mapping of parallel applications on multicore architectures using the Servet benchmark suite

Ver/Abrir
Use este enlace para citar
http://hdl.handle.net/2183/21693
Excepto si se señala otra cosa, la licencia del ítem se describe como Atribución-NoComercial-SinDerivadas 3.0 España
Colecciones
- Investigación (FIC) [1634]
Metadatos
Mostrar el registro completo del ítemTítulo
Automatic mapping of parallel applications on multicore architectures using the Servet benchmark suiteAutor(es)
Fecha
2012-03Cita bibliográfica
GONZÁLEZ-DOMÍNGUEZ, Jorge, et al. Automatic mapping of parallel applications on multicore architectures using the servet benchmark suite. Computers & Electrical Engineering, 2012, vol. 38, no 2, p. 258-269.
Resumen
[Abstract] Servet is a suite of benchmarks focused on detecting a set of parameters with high influence on the overall performance of multicore systems. These parameters can be used for autotuning codes to increase their performance on multicore clusters. Although Servet has been proved to detect accurately cache hierarchies, bandwidths and bottlenecks in memory accesses, as well as the communication overhead among cores, up to now the impact of the use of this information on application performance optimization has not been assessed. This paper presents a novel algorithm that automatically uses Servet for mapping parallel applications on multicore systems and analyzes its impact on three testbeds using three different parallel programming models: message-passing, shared memory and partitioned global address space (PGAS). Our results show that a suitable mapping policy based on the data provided by this tool can significantly improve the performance of parallel applications without source code modification.
Palabras clave
Multicore systems
Multicore clusters
Algorithms
Parallel applications
Parallel programming
Multicore clusters
Algorithms
Parallel applications
Parallel programming
Descripción
This is a post-peer-review, pre-copyedit version of an article published in Computers & Electrical Engineering. The final authenticated version is available online at: https://doi.org/10.1016/j.compeleceng.2011.12.007
Versión del editor
Derechos
Atribución-NoComercial-SinDerivadas 3.0 España
ISSN
0045-7906
1879-0755
1879-0755